CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 76.
58. lappuse
... tasks . A task has ports to be able to communicate with other tasks . The ports of the tasks are connected via channels and thereby create a task graph . Apart from the tasks , there is also a configuration manager ( CM ) , which ...
... tasks . A task has ports to be able to communicate with other tasks . The ports of the tasks are connected via channels and thereby create a task graph . Apart from the tasks , there is also a configuration manager ( CM ) , which ...
59. lappuse
... tasks . They all take the task as input . The functions in group 4 are used in the mainMethod of the tasks . The reconfiguration - aware tasks use the four functions to check for and acknowledge the pause and stop commands . 5. CASE ...
... tasks . They all take the task as input . The functions in group 4 are used in the mainMethod of the tasks . The reconfiguration - aware tasks use the four functions to check for and acknowledge the pause and stop commands . 5. CASE ...
61. lappuse
... task specific data structures . When a connection is made , the port data structure is initialized with the base address of the channel buffer and the channel buffer size . The base address is different for differ- ent processors . The ...
... task specific data structures . When a connection is made , the port data structure is initialized with the base address of the channel buffer and the channel buffer size . The base address is different for differ- ent processors . The ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx