CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 50.
83. lappuse
... switch which connects the router input ports to output ports and an Output Reservation Table ( ORT ) ( Fig . 3 ) . The switch is usually imple- mented with a full crossbar which connects the P n - bit wide input ports to the output ...
... switch which connects the router input ports to output ports and an Output Reservation Table ( ORT ) ( Fig . 3 ) . The switch is usually imple- mented with a full crossbar which connects the P n - bit wide input ports to the output ...
84. lappuse
Figure 5 : ( a ) General recursive Beneš switch construction ( b ) A 4x4 switch instance illustrating a blocking state Another advantage of MIN switches over crossbars is that only the really required part of the switch is activated for ...
Figure 5 : ( a ) General recursive Beneš switch construction ( b ) A 4x4 switch instance illustrating a blocking state Another advantage of MIN switches over crossbars is that only the really required part of the switch is activated for ...
85. lappuse
... switch and determine which atomic switches to activate . Opferman and Wu have proposed a looping algorithm that avoids any contention in the switch [ 13 ] . This re- cursive algorithm has a better than linear computational complexity in ...
... switch and determine which atomic switches to activate . Opferman and Wu have proposed a looping algorithm that avoids any contention in the switch [ 13 ] . This re- cursive algorithm has a better than linear computational complexity in ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx