CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 39.
112. lappuse
... stream first enters PE1 , which ex- ecutes a part of the MPEG - 2 decoding algorithm . The task run- ning on PE1 performs VLD and IQ functions . After processing on PE1 , the video stream ( which is a sequence of partially decoded ...
... stream first enters PE1 , which ex- ecutes a part of the MPEG - 2 decoding algorithm . The task run- ning on PE1 performs VLD and IQ functions . After processing on PE1 , the video stream ( which is a sequence of partially decoded ...
113. lappuse
... stream during time interval [ t - Ap , t ] ( where Ap < △ ) was B processor cycles , then we can guarantee that over the next time interval ( t , t + A- Ap ] , the stream will not request more than A - B cycles . The value A B ...
... stream during time interval [ t - Ap , t ] ( where Ap < △ ) was B processor cycles , then we can guarantee that over the next time interval ( t , t + A- Ap ] , the stream will not request more than A - B cycles . The value A B ...
114. lappuse
# stream objects [ × 10 " ] 15r B ( A ) 10 L - b 50 100 R a ( A ) R min A ( A - 81 ) max 150 A [ ms ] 200 250 300 Figure 3 : Calculation of the minimum service rate Rmin , i for the ith adaptation interval . the minimum safe rate Rsafe ...
# stream objects [ × 10 " ] 15r B ( A ) 10 L - b 50 100 R a ( A ) R min A ( A - 81 ) max 150 A [ ms ] 200 250 300 Figure 3 : Calculation of the minimum service rate Rmin , i for the ith adaptation interval . the minimum safe rate Rsafe ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx