CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 72.
30. lappuse
If the DFGS have different numbers of c - steps , Step 4 matches c - steps across the DFGs . The goal is to maximize same - c- step component usage , thus minimizing the functional differences between the various instance controllers ...
If the DFGS have different numbers of c - steps , Step 4 matches c - steps across the DFGs . The goal is to maximize same - c- step component usage , thus minimizing the functional differences between the various instance controllers ...
90. lappuse
... step s . Specifically , we have : MoveOffb.s MoveOffb.s Offb , s - Offb.s - 1 Offb , s - 1 - Offb.s Vb , s such that S≥ 2 . ( 4 ) The first expression above indicates whether data block in question ... Step 1 Step 2 Step 3 Step 4 Step 90.
... step s . Specifically , we have : MoveOffb.s MoveOffb.s Offb , s - Offb.s - 1 Offb , s - 1 - Offb.s Vb , s such that S≥ 2 . ( 4 ) The first expression above indicates whether data block in question ... Step 1 Step 2 Step 3 Step 4 Step 90.
91. lappuse
... Step 2 Step 3 Step 4 Step 5 Step 6 Benchmark Total Data Data Block 1 23 2 3 3 4 4 8 = 2 678 567 123 + 5 9 4 Name Size ( KB ) Size ( KB ) Number of Steps 12 12 321 adi 468.8 39.1 9 2 apsi 78.2 19.5 4 bmcm 234.4 19.5 4 btrix 75.0 11.7 ...
... Step 2 Step 3 Step 4 Step 5 Step 6 Benchmark Total Data Data Block 1 23 2 3 3 4 4 8 = 2 678 567 123 + 5 9 4 Name Size ( KB ) Size ( KB ) Number of Steps 12 12 321 adi 468.8 39.1 9 2 apsi 78.2 19.5 4 bmcm 234.4 19.5 4 btrix 75.0 11.7 ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx