CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 33.
15. lappuse
... shared global resources , and scheduling of access to global resources are determined only by means of local deci- sions . The designer has to ensure manually that the system commu- nicates properly via busses , shared memories and ...
... shared global resources , and scheduling of access to global resources are determined only by means of local deci- sions . The designer has to ensure manually that the system commu- nicates properly via busses , shared memories and ...
17. lappuse
... shared memory vit_memory have to be carried out in a correct order which is influenced by the timing of each process ... shared memory vit_memory ( M ) can now statically be scheduled , quite easy at the first state in viterbi_forward ...
... shared memory vit_memory have to be carried out in a correct order which is influenced by the timing of each process ... shared memory vit_memory ( M ) can now statically be scheduled , quite easy at the first state in viterbi_forward ...
20. lappuse
... shared memory , that contains the sample data of a frame for each subband . The coefficient matrices for the filters are kept in a separate memory using the same communication architecture . The synthesized RT description has then be ...
... shared memory , that contains the sample data of a frame for each subband . The coefficient matrices for the filters are kept in a separate memory using the same communication architecture . The synthesized RT description has then be ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx