CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 81.
9. lappuse
... requires programmers to break apart loops so that worst case timings and maximum system latencies may be acceptable . Signal processing applications often require a mix of computational calculations and control processing . Control ...
... requires programmers to break apart loops so that worst case timings and maximum system latencies may be acceptable . Signal processing applications often require a mix of computational calculations and control processing . Control ...
52. lappuse
... requires large buffer memory . But if there is an initial sample on the arc , linear buffering is not possible . Suppose that there is an initial sample on arc a in Figure 2. Then no buffer size is suitable for linear buffering . Only ...
... requires large buffer memory . But if there is an initial sample on the arc , linear buffering is not possible . Suppose that there is an initial sample on arc a in Figure 2. Then no buffer size is suitable for linear buffering . Only ...
264. lappuse
... requires service CxtSwitch for performing task context switch . This service is provided by Scheduler . Notice that all these services are accessed through SAPS . Low_Read and Ok_Read are provided by LowlOProvider . This element requires ...
... requires service CxtSwitch for performing task context switch . This service is provided by Scheduler . Notice that all these services are accessed through SAPS . Low_Read and Ok_Read are provided by LowlOProvider . This element requires ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx