CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 10.
255. lappuse
... refinement from an abstract description of the partitioned system processing architecture . The automatic refinement tools can produce communication models at various levels of abstraction in or- der to trade off simulation accuracy and ...
... refinement from an abstract description of the partitioned system processing architecture . The automatic refinement tools can produce communication models at various levels of abstraction in or- der to trade off simulation accuracy and ...
257. lappuse
... refinement maps the application channels onto logical links , synthesizes the implementations of the communication elements and finally generates the resulting link model . For example , for the implementation of the previously in ...
... refinement maps the application channels onto logical links , synthesizes the implementations of the communication elements and finally generates the resulting link model . For example , for the implementation of the previously in ...
259. lappuse
... refinement will automatically insert necessary protocol implementations into the PE endpoints in order to restore synchronicity lost over the transducer by ex- changing additional ready and acknowledge packets ( req / ack in Figure 7 ) ...
... refinement will automatically insert necessary protocol implementations into the PE endpoints in order to restore synchronicity lost over the transducer by ex- changing additional ready and acknowledge packets ( req / ack in Figure 7 ) ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx