CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 79.
127. lappuse
... reference code of all macroinstructions . A macroinstruction is validated for a certain parameter set by first running the reference code on the CPU model producing the reference data that is written into the memory model . Afterwards ...
... reference code of all macroinstructions . A macroinstruction is validated for a certain parameter set by first running the reference code on the CPU model producing the reference data that is written into the memory model . Afterwards ...
235. lappuse
... reference topologies explored and the 5th shows the percentage of these that are inferior in overall per- formance in comparison with the heuristic scales logarithmically compared to N , the complexity of our algo- rithm is tractable ...
... reference topologies explored and the 5th shows the percentage of these that are inferior in overall per- formance in comparison with the heuristic scales logarithmically compared to N , the complexity of our algo- rithm is tractable ...
329. lappuse
... Reference Model is much faster than performing it on the RTL model of the DUV . The long RTL simulation may be avoided if it is known that redundant testcases were generated by stimuli source . This is accomplished as follows : first ...
... Reference Model is much faster than performing it on the RTL model of the DUV . The long RTL simulation may be avoided if it is known that redundant testcases were generated by stimuli source . This is accomplished as follows : first ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx