CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 15.
61. lappuse
... queue of tasks which are in the RUNNING state , so when a task is started it is simply pushed on that queue . Stopping and pausing of tasks is implemented with flags in the scheduling data structures ( see Figure 7 ) . The ttlTaskStop ...
... queue of tasks which are in the RUNNING state , so when a task is started it is simply pushed on that queue . Stopping and pausing of tasks is implemented with flags in the scheduling data structures ( see Figure 7 ) . The ttlTaskStop ...
83. lappuse
... queues , a serializer / deserializer and a scheduler ( Fig . 2 ( a ) ) . The output message queue stores the messages coming from the IP . Those messages are then serialized into smaller data units called flits . Flits are then sent ...
... queues , a serializer / deserializer and a scheduler ( Fig . 2 ( a ) ) . The output message queue stores the messages coming from the IP . Those messages are then serialized into smaller data units called flits . Flits are then sent ...
319. lappuse
... queue , dequeue ) , packets ( packetize , depacketize ) , and inter- pretation . The first three types of delay occur in loading the code to the board , while the last consists of the execution delays . To reduce communication overhead ...
... queue , dequeue ) , packets ( packetize , depacketize ) , and inter- pretation . The first three types of delay occur in loading the code to the board , while the last consists of the execution delays . To reduce communication overhead ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx