CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 26.
257. lappuse
... Protocol Database The network protocol database contains a set of communi- cation elements ( CES ) such as transducers and bridges . The database contains models of bridges and transducers that include attributes like name , type and ...
... Protocol Database The network protocol database contains a set of communi- cation elements ( CES ) such as transducers and bridges . The database contains models of bridges and transducers that include attributes like name , type and ...
259. lappuse
... protocols . As such , a bridge is a CE that only covers conversions at the protocol level and that is transparent to higher communication layers . One type of bridge is a memory controller which bridges processor and memory busses . The ...
... protocols . As such , a bridge is a CE that only covers conversions at the protocol level and that is transparent to higher communication layers . One type of bridge is a memory controller which bridges processor and memory busses . The ...
267. lappuse
... Protocol ) is presented . ITCP is well suited for both hardware and software implementations and supports features such as multitasking and multicast communication . A configurable SystemC model of the ITCP protocol and its integration ...
... Protocol ) is presented . ITCP is well suited for both hardware and software implementations and supports features such as multitasking and multicast communication . A configurable SystemC model of the ITCP protocol and its integration ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx