CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 33.
32. lappuse
... Programmable Logic and Applications , 2003 , 1166-1169 . [ 4 ] Kim , K. , Karri , R. , Potkonjak , M. Synthesis of application specific programmable processors . In Proceedings of the Design Automation Conference , 1997 , 353-358 . [ 5 ] ...
... Programmable Logic and Applications , 2003 , 1166-1169 . [ 4 ] Kim , K. , Karri , R. , Potkonjak , M. Synthesis of application specific programmable processors . In Proceedings of the Design Automation Conference , 1997 , 353-358 . [ 5 ] ...
47. lappuse
... programmable decoder consists of two rows of decoders . The first row has two conventional CAM cells , two XCAM cells that are conventional CAM cells with " don't care " function implemented , one SRAM for the valid bit of the decoder ...
... programmable decoder consists of two rows of decoders . The first row has two conventional CAM cells , two XCAM cells that are conventional CAM cells with " don't care " function implemented , one SRAM for the valid bit of the decoder ...
279. lappuse
... programmable processor ( CPU ) resources and ( re- ) configurable HW building blocks , such that different packet flows are forwarded via different , optimized processing paths through the NP . Packets with well understood , relatively ...
... programmable processor ( CPU ) resources and ( re- ) configurable HW building blocks , such that different packet flows are forwarded via different , optimized processing paths through the NP . Packets with well understood , relatively ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx