CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 81.
154. lappuse
... processor speed , during the ex- ecution of real applications there are times when the proces- sor stalls , waiting for data from the memory . Processor stall can be used to increase the throughput by temporarily switch- ing to a ...
... processor speed , during the ex- ecution of real applications there are times when the proces- sor stalls , waiting for data from the memory . Processor stall can be used to increase the throughput by temporarily switch- ing to a ...
155. lappuse
... processor is stalled for a considerable time ( approximately 30 % of the total program execution time ) the length of each processor free stretch is small . The average length of a processor free stretch is 4 cycles , and all of them ...
... processor is stalled for a considerable time ( approximately 30 % of the total program execution time ) the length of each processor free stretch is small . The average length of a processor free stretch is 4 cycles , and all of them ...
158. lappuse
... processor ( w ) . A mechanism to start the prefetch engine and a way to switch the processor to a low - power mode is needed . In the low power mode , the clock to the processor ( other than the load store unit ) can be frozen , and ...
... processor ( w ) . A mechanism to start the prefetch engine and a way to switch the processor to a low - power mode is needed . In the low power mode , the clock to the processor ( other than the load store unit ) can be frozen , and ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx