CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 83.
71. lappuse
... problem is the issue of parallel vs. serial links in NoCs [ 38 ] under power / area constraints . 3.2.4 Open Problems The selection of the channel width in NoC design has not been addressed to date . Dally et . al in [ 3 ] project a ...
... problem is the issue of parallel vs. serial links in NoCs [ 38 ] under power / area constraints . 3.2.4 Open Problems The selection of the channel width in NoC design has not been addressed to date . Dally et . al in [ 3 ] project a ...
72. lappuse
... Problem 4.1.1 Motivation An important problem in NoC design is deciding the type of routing ; indeed , this greatly affects the network performance and power consumption [ 16-19 ] . Moreover , more complicated routing strategies result ...
... Problem 4.1.1 Motivation An important problem in NoC design is deciding the type of routing ; indeed , this greatly affects the network performance and power consumption [ 16-19 ] . Moreover , more complicated routing strategies result ...
73. lappuse
... problem remains an important problem for NoC design . 5.1.2 Problem Formulation A simple but important category of problems is off - line static scheduling . To this end , we first give the definition of Architecture Characterization ...
... problem remains an important problem for NoC design . 5.1.2 Problem Formulation A simple but important category of problems is off - line static scheduling . To this end , we first give the definition of Architecture Characterization ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx