CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 35.
251. lappuse
... pipeline to the model and assigns the atomic opera- tions of the instructions to a suitable pipeline stage . Furthermore , activation chains are defined according to the processors execution scheme . In a further step , the memory ...
... pipeline to the model and assigns the atomic opera- tions of the instructions to a suitable pipeline stage . Furthermore , activation chains are defined according to the processors execution scheme . In a further step , the memory ...
252. lappuse
Processor Pipeline FE fetch E DE req decode addr AG calc_addr RD calc_data wdata 1 : 1 ADAPTOR reqTrf AMBA AHB Pipeline req ( reqOneCycle ) addrTrf addr ( writeAt , addr ) writeData Trf ( wdata ) time } class lisa_memory_api / ** ideal ...
Processor Pipeline FE fetch E DE req decode addr AG calc_addr RD calc_data wdata 1 : 1 ADAPTOR reqTrf AMBA AHB Pipeline req ( reqOneCycle ) addrTrf addr ( writeAt , addr ) writeData Trf ( wdata ) time } class lisa_memory_api / ** ideal ...
254. lappuse
... pipeline variant 6/2 variant 6 / 2 + MIPS E req req.addr , wdata M addr , wdata M1 rdata rdata A status status W Figure 8 : Data Memory Access from the MIPS Pipeline be hidden in the pipeline . Since an AMBA AHB or AXI bus fea- tures a ...
... pipeline variant 6/2 variant 6 / 2 + MIPS E req req.addr , wdata M addr , wdata M1 rdata rdata A status status W Figure 8 : Data Memory Access from the MIPS Pipeline be hidden in the pipeline . Since an AMBA AHB or AXI bus fea- tures a ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx