CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 68.
24. lappuse
... output and will be scheduled later . Figure 8 shows the status of schedule at this time . The sub - tree of output his now completely scheduled and the resource reservations can be finalized . Clock → operation a b c d e f g 2 h -3 -2 ...
... output and will be scheduled later . Figure 8 shows the status of schedule at this time . The sub - tree of output his now completely scheduled and the resource reservations can be finalized . Clock → operation a b c d e f g 2 h -3 -2 ...
84. lappuse
... output connection , thus saving energy . The critical path is also almost constant for every input - output couple as the number of activated atomic switches remains always the same for every possible con- nection and only the ...
... output connection , thus saving energy . The critical path is also almost constant for every input - output couple as the number of activated atomic switches remains always the same for every possible con- nection and only the ...
306. lappuse
... output 1 + 1 ] [ j ] output ( 1 ) ( j + 1 } output [ i + 1 ] [ j + 1 ] auxo 10 10 : auxi_11_10 ; - aux0_10_j1 ; auxl_il_1 ; 1 aux 10- 0.0 ; ( 1 aux_i1 - 0.0 ; for ( k = 0 ; k < FILTER_LENGTH ; k ++ } aux 10 aux0 + input ( i ) ( 1+ ...
... output 1 + 1 ] [ j ] output ( 1 ) ( j + 1 } output [ i + 1 ] [ j + 1 ] auxo 10 10 : auxi_11_10 ; - aux0_10_j1 ; auxl_il_1 ; 1 aux 10- 0.0 ; ( 1 aux_i1 - 0.0 ; for ( k = 0 ; k < FILTER_LENGTH ; k ++ } aux 10 aux0 + input ( i ) ( 1+ ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx