CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 78.
16. lappuse
... optimization techniques . However , global optimizations are only possible , if all processes are merged into a single process resulting in a strongly increased latency . A first more theoretical approach for multiprocess scheduling ...
... optimization techniques . However , global optimizations are only possible , if all processes are merged into a single process resulting in a strongly increased latency . A first more theoretical approach for multiprocess scheduling ...
44. lappuse
... optimizations that may be traded off against performance and / or area criteria at the user's prerogative . Additionally , although we have focused on the data cache for performance optimization , the wide instruction cache in a VLIW ...
... optimizations that may be traded off against performance and / or area criteria at the user's prerogative . Additionally , although we have focused on the data cache for performance optimization , the wide instruction cache in a VLIW ...
241. lappuse
... optimizations . The second and third bars show the simulation performance with only SAM optimization , and with both SAM and IIF optimizations respectively . The results demonstrate 20 % to 89 % performance improvement on top of the ...
... optimizations . The second and third bars show the simulation performance with only SAM optimization , and with both SAM and IIF optimizations respectively . The results demonstrate 20 % to 89 % performance improvement on top of the ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx