CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 88.
23. lappuse
... operation and its successor depends on both the binding of operations to functional units ( FU ) and the delay of the path between corresponding FUs . For example , suppose we want to map DFG of Figure 4 on datapath of Figure 5. Operation ...
... operation and its successor depends on both the binding of operations to functional units ( FU ) and the delay of the path between corresponding FUs . For example , suppose we want to map DFG of Figure 4 on datapath of Figure 5. Operation ...
24. lappuse
Clock →→ operation a b c d e f g 2 h -3 -2 -1 MI = 2 : B32-2 ; M2 - U2 ( M1 , B2 ) ; B3 - CW ; B4 - U3 ( M2 , B3 ) , RF ( h ) B4 ; Figure 7- Schedule of RTAS after scheduling + operation . The left operand ( e ) can be scheduled on Ul ...
Clock →→ operation a b c d e f g 2 h -3 -2 -1 MI = 2 : B32-2 ; M2 - U2 ( M1 , B2 ) ; B3 - CW ; B4 - U3 ( M2 , B3 ) , RF ( h ) B4 ; Figure 7- Schedule of RTAS after scheduling + operation . The left operand ( e ) can be scheduled on Ul ...
25. lappuse
... Operation function tries to bind the result of operation to a storage and schedule a read from that storage . If the read succeeds , the operation is added to the internalOutputs for later processing . 00 bool Schedule Operation ( operation ...
... Operation function tries to bind the result of operation to a storage and schedule a read from that storage . If the read succeeds , the operation is added to the internalOutputs for later processing . 00 bool Schedule Operation ( operation ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx