CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 57.
188. lappuse
... module . Fig . 5 shows the current simulation results that were obtained when the regulated current was fixed at 5 mA . In this case only the current injection module was active , the voltage regulator module generated the maximum ...
... module . Fig . 5 shows the current simulation results that were obtained when the regulated current was fixed at 5 mA . In this case only the current injection module was active , the voltage regulator module generated the maximum ...
330. lappuse
... module communicates directly with modules of the same level and with the module that contains it . The inner level of the hierarchy ( less global ) corresponds to the bit processing modules . The CRC module detects the presence of ...
... module communicates directly with modules of the same level and with the module that contains it . The inner level of the hierarchy ( less global ) corresponds to the bit processing modules . The CRC module detects the presence of ...
331. lappuse
... module than during the verification of the CRC module . This fact is closely related to the amount of processing and data transformations involved , which are reflected to the modules output ports . Whenever the output data are highly ...
... module than during the verification of the CRC module . This fact is closely related to the amount of processing and data transformations involved , which are reflected to the modules output ports . Whenever the output data are highly ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx