CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 76.
75. lappuse
... mapping of cores and routing of the communication between those cores . Known solutions to the mapping and routing problem first map cores onto a topology and then route communication , using separated and possibly conflict- ing ...
... mapping of cores and routing of the communication between those cores . Known solutions to the mapping and routing problem first map cores onto a topology and then route communication , using separated and possibly conflict- ing ...
76. lappuse
... mapping . In [ 19 ] the algorithm inte- grates physical planning and QoS guarantees . Design space exploration is improved with a robust tabu search . In all these approaches [ 11 , 12 , 17 , 18 , 19 ] , multiple map- ping and routing ...
... mapping . In [ 19 ] the algorithm inte- grates physical planning and QoS guarantees . Design space exploration is improved with a robust tabu search . In all these approaches [ 11 , 12 , 17 , 18 , 19 ] , multiple map- ping and routing ...
77. lappuse
... mapping nodes together form the set of mappable nodes NM NNI U Np as shown in Figure 1 ( a ) . NM contains all nodes to which the elements of PM can be mapped . We define a mapping function , map ; : PM NM , that maps sets of cores ...
... mapping nodes together form the set of mappable nodes NM NNI U Np as shown in Figure 1 ( a ) . NM contains all nodes to which the elements of PM can be mapped . We define a mapping function , map ; : PM NM , that maps sets of cores ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx