CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 53.
175. lappuse
... machine description for which it generates machine code . Once a subset of opcodes are reserved for instruction - set extensions , it is possible to introduce them in the code specifying only the opcode id . Elcor does not need to be ...
... machine description for which it generates machine code . Once a subset of opcodes are reserved for instruction - set extensions , it is possible to introduce them in the code specifying only the opcode id . Elcor does not need to be ...
243. lappuse
... machines is achieving machine independence . However , reconfigurable applications containing both soft- ware and reconfigurable hardware accelerators - inherently depend on underlying reconfigurable devices . In this work , we ...
... machines is achieving machine independence . However , reconfigurable applications containing both soft- ware and reconfigurable hardware accelerators - inherently depend on underlying reconfigurable devices . In this work , we ...
244. lappuse
... Machine ( JiT Compilation ) ( a ) ( b ) Virtual Machine ( JIT Synthesis ) SW HW SW SW HP + FPGA uP FPGA HW Sinu pil Accel . Virtual Address Local Memory CPU FPGA Physical Address Programmer - defined Memory Partitioning ( a ) Programmer ...
... Machine ( JiT Compilation ) ( a ) ( b ) Virtual Machine ( JIT Synthesis ) SW HW SW SW HP + FPGA uP FPGA HW Sinu pil Accel . Virtual Address Local Memory CPU FPGA Physical Address Programmer - defined Memory Partitioning ( a ) Programmer ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx