CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 64.
5. lappuse
... logic levels between latches [ 4 ] , with latches representing about 25 % of all of the logic devices ( although some designs have gone as far as having only 4-5 logic levels between latches , with latches representing then 50 % of the ...
... logic levels between latches [ 4 ] , with latches representing about 25 % of all of the logic devices ( although some designs have gone as far as having only 4-5 logic levels between latches , with latches representing then 50 % of the ...
179. lappuse
... Logic The FIDES platform embeds a processor - level separation logic into the system bus , such as AMBA [ 2 ] . This logic provides a new mechanism , which is based on the access matrix between bus masters and bus slaves at the bus ...
... Logic The FIDES platform embeds a processor - level separation logic into the system bus , such as AMBA [ 2 ] . This logic provides a new mechanism , which is based on the access matrix between bus masters and bus slaves at the bus ...
185. lappuse
... logic ( SABL ) implementation . SABL is a dynamic and differential logic style . The dynamic logic family use precharge and evaluate cycles . The differential logic style uses the true and the false representation of the input and ...
... logic ( SABL ) implementation . SABL is a dynamic and differential logic style . The dynamic logic family use precharge and evaluate cycles . The differential logic style uses the true and the false representation of the input and ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx