CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 38.
310. lappuse
... iteration space in Figure 2. Iterations are now represented by dots and inter - iteration dependen- cies . Partitioning the iteration space into rectangles , with Px ( 0 , 1 ) and Py ( 2,0 ) , as shown in Figure 2 ( a ) , is ille- gal ...
... iteration space in Figure 2. Iterations are now represented by dots and inter - iteration dependen- cies . Partitioning the iteration space into rectangles , with Px ( 0 , 1 ) and Py ( 2,0 ) , as shown in Figure 2 ( a ) , is ille- gal ...
311. lappuse
... iterations in a partition . A new IFG Gi , r is created , such that the number of iterations included in the partition is still the same . The retiming vector r ( u ) of an iteration u Є Gi represents the offset between the original ...
... iterations in a partition . A new IFG Gi , r is created , such that the number of iterations included in the partition is still the same . The retiming vector r ( u ) of an iteration u Є Gi represents the offset between the original ...
314. lappuse
... Iteration Period ( cycles ) Iteration Period = 1 Bench . Iteration Period ( cycles ) Iteration Period = 1 Bench . fx fy Soft . Retime Retime ITER Pipelin . Unfold . Parti . -RE . IIR WDF 1 2 2 2 2 1 1 1 1 FLOYD 1 8 8 DPCM 1 2 2 182 1 1 ...
... Iteration Period ( cycles ) Iteration Period = 1 Bench . Iteration Period ( cycles ) Iteration Period = 1 Bench . fx fy Soft . Retime Retime ITER Pipelin . Unfold . Parti . -RE . IIR WDF 1 2 2 2 2 1 1 1 1 FLOYD 1 8 8 DPCM 1 2 2 182 1 1 ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx