CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 21.
322. lappuse
... intervals . An interval is a continuous portion of execution ( a time slice ) of a program and a phase is a set of intervals within a program's execution with similar behavior , regardless of temporal adjacency . This means that a phase ...
... intervals . An interval is a continuous portion of execution ( a time slice ) of a program and a phase is a set of intervals within a program's execution with similar behavior , regardless of temporal adjacency . This means that a phase ...
323. lappuse
... interval is executed , we predict which phase the interval will belong to . To guide sampling , we keep track of which phase IDs already have a representative sample with a flag in the phase signature table . When a new phase is ...
... interval is executed , we predict which phase the interval will belong to . To guide sampling , we keep track of which phase IDs already have a representative sample with a flag in the phase signature table . When a new phase is ...
325. lappuse
... Interval number Average point - wise deviation 10.25 sampled 10.25 none 0.25 last C0.25 closest match 10.125 sampled ... Interval number 50 90 200 400 600 800 1000 1200 1400 Interval number 200 400 600 800 1000 1200 1400 Interval number ...
... Interval number Average point - wise deviation 10.25 sampled 10.25 none 0.25 last C0.25 closest match 10.125 sampled ... Interval number 50 90 200 400 600 800 1000 1200 1400 Interval number 200 400 600 800 1000 1200 1400 Interval number ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx