CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 61.
252. lappuse
... interface * / virtual int dbg_read ( U32 addr , U32 * data ) = 0 ; virtual int dbg_write ( U32 addr , U32 * data ) = 0 ; / ** functional / blocking interface * / virtual int read ( U32 addr , U32 " data ) = 0 ; virtual int write ( U32 ...
... interface * / virtual int dbg_read ( U32 addr , U32 * data ) = 0 ; virtual int dbg_write ( U32 addr , U32 * data ) = 0 ; / ** functional / blocking interface * / virtual int read ( U32 addr , U32 " data ) = 0 ; virtual int write ( U32 ...
264. lappuse
... Interface Implementation The right side of Figure 5 shows how service ReadAdr from the element Device Driver is implemented . 3.5 Implementing a HW Interface Figure 6 shows the implementation of an HW interface using the SDG model ...
... Interface Implementation The right side of Figure 5 shows how service ReadAdr from the element Device Driver is implemented . 3.5 Implementing a HW Interface Figure 6 shows the implementation of an HW interface using the SDG model ...
267. lappuse
... interface for MPSOC design and integration called TTL ( Task Transaction Level ) has been developed and advocated as a standard . In this paper , a specific implementation of the TTL interface named ITCP ( Inter - Task Communication ...
... interface for MPSOC design and integration called TTL ( Task Transaction Level ) has been developed and advocated as a standard . In this paper , a specific implementation of the TTL interface named ITCP ( Inter - Task Communication ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx