CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 80.
96. lappuse
... instructions using 2D addressing. 1. What will an vector instruction set the address register to after it has finished executing? 2. What does any successor instructions require the address register to be set to before executing? If we ...
... instructions using 2D addressing. 1. What will an vector instruction set the address register to after it has finished executing? 2. What does any successor instructions require the address register to be set to before executing? If we ...
129. lappuse
... instruction types (typ. < 100 instruction types). For practical ... sets with differences between the sum of the used operand field widths Woperand fields for ... set. This critical decision should be left to the ASIP designer. 11The ...
... instruction types (typ. < 100 instruction types). For practical ... sets with differences between the sum of the used operand field widths Woperand fields for ... set. This critical decision should be left to the ASIP designer. 11The ...
159. lappuse
... instruction cycles of functional units (FUs) with instructions from different threads without view of the complete code (limited scope). Hence, all the threads share all the FUs in the datapath. In the proposed architecture, the primary ...
... instruction cycles of functional units (FUs) with instructions from different threads without view of the complete code (limited scope). Hence, all the threads share all the FUs in the datapath. In the proposed architecture, the primary ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx