CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 85.
229. lappuse
... input arrival time , i.e. , the probability of each input to a component arriving last ( or first ) . System bottlenecks can be identified as paths in the system that lead to a late input arrivals with a high probability . Consider the ...
... input arrival time , i.e. , the probability of each input to a component arriving last ( or first ) . System bottlenecks can be identified as paths in the system that lead to a late input arrivals with a high probability . Consider the ...
306. lappuse
... input array ( see Figure 3 ) . This transformation has been added to extract the available SIMD parallelism using ... input ( 1 ) ( 1 + 3 - FILTER_LENGTH + k ] • fi.ter [ X ] ; aux_il_j0 aux1 + input [ i + 1 ] [ 1 + j - FILTER_LENGTH + k ) ...
... input array ( see Figure 3 ) . This transformation has been added to extract the available SIMD parallelism using ... input ( 1 ) ( 1 + 3 - FILTER_LENGTH + k ] • fi.ter [ X ] ; aux_il_j0 aux1 + input [ i + 1 ] [ 1 + j - FILTER_LENGTH + k ) ...
307. lappuse
P4 t2 input [ i ] [ j + 2 ] ; t2 input [ i ] [ j + 2 ] ; 1 t2 input [ i ] [ j + 2 ] ; Intel Compiler on original code pl 4 t3 input [ i ] [ j + 3 ] ; 1 t3 input ( 1 ) [ j + 3 ] ; 3.8 12 taps 15 taps ୮ 3.6 t5 = input [ i + 1 ] [ j + 2 ] ...
P4 t2 input [ i ] [ j + 2 ] ; t2 input [ i ] [ j + 2 ] ; 1 t2 input [ i ] [ j + 2 ] ; Intel Compiler on original code pl 4 t3 input [ i ] [ j + 3 ] ; 1 t3 input ( 1 ) [ j + 3 ] ; 3.8 12 taps 15 taps ୮ 3.6 t5 = input [ i + 1 ] [ j + 2 ] ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx