CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 82.
127. lappuse
... implementation and to combine these with dataflow - oriented tools for the implementation of core arithmetic units . For the verification of the SI a test bench was developed that targets to perform the verification of the SI - Core ...
... implementation and to combine these with dataflow - oriented tools for the implementation of core arithmetic units . For the verification of the SI a test bench was developed that targets to perform the verification of the SI - Core ...
264. lappuse
... Implementation The right side of Figure 5 shows how service ReadAdr from the element Device Driver is implemented . 3.5 Implementing a HW Interface Figure 6 shows the implementation of an HW interface using the SDG model . Here , we ...
... Implementation The right side of Figure 5 shows how service ReadAdr from the element Device Driver is implemented . 3.5 Implementing a HW Interface Figure 6 shows the implementation of an HW interface using the SDG model . Here , we ...
265. lappuse
... implementation choices . When it finds one , it eliminates all elements that provide the same service but have non valid implementations . The output graph may still have valid elements that provide the same service . Currently , it is ...
... implementation choices . When it finds one , it eliminates all elements that provide the same service but have non valid implementations . The output graph may still have valid elements that provide the same service . Currently , it is ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx