CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 82.
25. lappuse
... functional units , the Schedule Operation function tries to bind the result of operation to a storage and schedule a read from that storage . If the read succeeds , the operation is added to the internalOutputs for later processing . 00 ...
... functional units , the Schedule Operation function tries to bind the result of operation to a storage and schedule a read from that storage . If the read succeeds , the operation is added to the internalOutputs for later processing . 00 ...
288. lappuse
... function consisted of only 20-50 lines of code . To manually generate the hardware , we first created a control ... Function Name specifies the name of the function , % Size specifies the percentage of the total application size in terms ...
... function consisted of only 20-50 lines of code . To manually generate the hardware , we first created a control ... Function Name specifies the name of the function , % Size specifies the percentage of the total application size in terms ...
289. lappuse
... functions , " GetBits " , handled fetching a specified number of bits from a buffer . This function could easily be implemented as a shift register or even as wires if the synthesis tool applied function specialization . However , based ...
... functions , " GetBits " , handled fetching a specified number of bits from a buffer . This function could easily be implemented as a shift register or even as wires if the synthesis tool applied function specialization . However , based ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx