CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 81.
107. lappuse
... Execution Cycles 1.4 1.3 1.8 O 1.7 1.6 1.5 swim linear fit swim data mgrid linear fit mgrid data mcf linear fit mcf data ***** gap linear fit gap data art linear fit art data ammp linear fit ammp data 1.2 1.1 1 0.9 0.8 1 2 3 5 7 8 10 ...
... Execution Cycles 1.4 1.3 1.8 O 1.7 1.6 1.5 swim linear fit swim data mgrid linear fit mgrid data mcf linear fit mcf data ***** gap linear fit gap data art linear fit art data ammp linear fit ammp data 1.2 1.1 1 0.9 0.8 1 2 3 5 7 8 10 ...
322. lappuse
... execution is first divided into contiguous non - overlapping fixed - length intervals . An interval is a continuous portion of execution ( a time slice ) of a program and a phase is a set of intervals within a program's execution with ...
... execution is first divided into contiguous non - overlapping fixed - length intervals . An interval is a continuous portion of execution ( a time slice ) of a program and a phase is a set of intervals within a program's execution with ...
325. lappuse
... execution of bzip ( top 2 graphs ) , djpeg ( middle 2 graphs ) and cjpeg ( bottom 2 graphs ) . The energy consumed for each 1 million interval of execution is graphed from the start of execution ( 0 on x - axis ) to the end of execution ...
... execution of bzip ( top 2 graphs ) , djpeg ( middle 2 graphs ) and cjpeg ( bottom 2 graphs ) . The energy consumed for each 1 million interval of execution is graphed from the start of execution ( 0 on x - axis ) to the end of execution ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx