CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 48.
261. lappuse
... environment MPI ( a ) execution environment Instruction - set simulator SW1 $ 1 S2 Middleware SW SW1 $ 1 S2 High - level SW execution environ H3 TL bus model execution environment ( b ) execution environ Instruction - set execution ...
... environment MPI ( a ) execution environment Instruction - set simulator SW1 $ 1 S2 Middleware SW SW1 $ 1 S2 High - level SW execution environ H3 TL bus model execution environment ( b ) execution environ Instruction - set execution ...
264. lappuse
... environment ) , adaptations are required . ReadAdr is provided by Device Driver , which requires four services : Block ( to stop task execution ) , UnBlock ( to resume task execution ) , Low_Read ( for a low - level read from a given ...
... environment ) , adaptations are required . ReadAdr is provided by Device Driver , which requires four services : Block ( to stop task execution ) , UnBlock ( to resume task execution ) , Low_Read ( for a low - level read from a given ...
321. lappuse
... environments . For example , with these environments a developer can debug an ARM application for Symbian [ 17 ] OS with I / O interfaces for a cell phone using a specific ARM board , all running in an emulated environment on an x86 ...
... environments . For example , with these environments a developer can debug an ARM application for Symbian [ 17 ] OS with I / O interfaces for a cell phone using a specific ARM board , all running in an emulated environment on an x86 ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx