CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 15.
156. lappuse
... engine to wake up the processor . The processor is then switched to a low - power state . In the low- power state , the processor waits for an interrupt from the prefetch engine . All parts of processor except the load store unit are ...
... engine to wake up the processor . The processor is then switched to a low - power state . In the low- power state , the processor waits for an interrupt from the prefetch engine . All parts of processor except the load store unit are ...
158. lappuse
... engine . The prefetch engine keeps prefetching by inserting requests in the request buffer . The prefetch engine monitors the re- quest buffer , and it does not let the request buffer be empty . If the request buffer is always full ...
... engine . The prefetch engine keeps prefetching by inserting requests in the request buffer . The prefetch engine monitors the re- quest buffer , and it does not let the request buffer be empty . If the request buffer is always full ...
280. lappuse
... Engine Co- Processors Traffic Manager we devised a new NP concept called FlexPath NP ( see figure 2 ) . In a FlexPath NP , a variety of alternative processing paths ( i.e. NP building block traverse sequences ) are conceivable . For ...
... Engine Co- Processors Traffic Manager we devised a new NP concept called FlexPath NP ( see figure 2 ) . In a FlexPath NP , a variety of alternative processing paths ( i.e. NP building block traverse sequences ) are conceivable . For ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx