CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 23.
310. lappuse
... edge - weighted directed graph , where V is the set of com- putation nodes , ECVV is the set of dependence edges , d is a function and d ( e ) is the multi - dimensional delays for each edge e € E which is also known as dependence ...
... edge - weighted directed graph , where V is the set of com- putation nodes , ECVV is the set of dependence edges , d is a function and d ( e ) is the multi - dimensional delays for each edge e € E which is also known as dependence ...
311. lappuse
... edge- weighted directed graph , where Vi is the set of iterations in a partition . The number of nodes | V | in an IFG G , is equal to the number of nodes in a partition . E , CV ; * Vi is the set of iteration dependence edges . d is a ...
... edge- weighted directed graph , where Vi is the set of iterations in a partition . The number of nodes | V | in an IFG G , is equal to the number of nodes in a partition . E , CV ; * Vi is the set of iteration dependence edges . d is a ...
312. lappuse
... edge e , in G ; is associated with a delay di in the form of ( d . ( ei ) .i , di ( ei ) .j ) . Procedure to ... edge e = ( u , v ) in E do ( e ) .i 8 ← d ( e ) .i % fy ; p ← [ 104 ] fy a ( d ( e ) . j + d ( e ) .i x g / fy ) % fri B ...
... edge e , in G ; is associated with a delay di in the form of ( d . ( ei ) .i , di ( ei ) .j ) . Procedure to ... edge e = ( u , v ) in E do ( e ) .i 8 ← d ( e ) .i % fy ; p ← [ 104 ] fy a ( d ( e ) . j + d ( e ) .i x g / fy ) % fri B ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx