CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 31.
231. lappuse
... dependencies and variable latency memory sys- tems are major obstacles to the synthesis of large - scale ASIC sys- tems in high - level synthesis . This paper presents SOMA , a synthe- sis framework for constructing Memory Access ...
... dependencies and variable latency memory sys- tems are major obstacles to the synthesis of large - scale ASIC sys- tems in high - level synthesis . This paper presents SOMA , a synthe- sis framework for constructing Memory Access ...
232. lappuse
... dependencies , which also be- comes a runtime synchronization construct . Hence , all memory accesses are dynamically scheduled once their dependencies have been dynamically disambiguated . To our knowledge , we are the first to propose ...
... dependencies , which also be- comes a runtime synchronization construct . Hence , all memory accesses are dynamically scheduled once their dependencies have been dynamically disambiguated . To our knowledge , we are the first to propose ...
304. lappuse
... dependencies . This technique permits , for some kind of sig- nal and image processing algorithms , an efficient superword construction from data stored in non - adjacent memory ad- dresses . For evaluation purposes we have used a a set ...
... dependencies . This technique permits , for some kind of sig- nal and image processing algorithms , an efficient superword construction from data stored in non - adjacent memory ad- dresses . For evaluation purposes we have used a a set ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx