CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 58.
227. lappuse
... delay HC3 A ( OUT ) R ( OUT ) Figure 1 : Control circuit for a micropipeline [ 20 ] C1 C2 C3 ( 10 ( a ) C2 5 ( b ) ... delay distribution to a com- ponent on top of the exponential distribution , for example a com- ponent can be assigned ...
... delay HC3 A ( OUT ) R ( OUT ) Figure 1 : Control circuit for a micropipeline [ 20 ] C1 C2 C3 ( 10 ( a ) C2 5 ( b ) ... delay distribution to a com- ponent on top of the exponential distribution , for example a com- ponent can be assigned ...
230. lappuse
... delay distribution , and the restric- tion to decision - free systems . In order to make a system amenable to analytical methods , the delay distributions for components are currently restricted to be ex- ponential . In reality , delays ...
... delay distribution , and the restric- tion to decision - free systems . In order to make a system amenable to analytical methods , the delay distributions for components are currently restricted to be ex- ponential . In reality , delays ...
311. lappuse
... delay are shown in thicker line . 3 . ( 1 , -1 ) ( 1 , -2 ) ( 0,1 ) ( 0,1 ) ( 0,1 ) ( 1 , -1 ) ( 0.1 ) ( 1 , -1 ) ( 0,1 ) Figure 3 : IFG for the partition in Figure2 ( c ) ITERATIONAL RETIMING In this section , we propose a new loop ...
... delay are shown in thicker line . 3 . ( 1 , -1 ) ( 1 , -2 ) ( 0,1 ) ( 0,1 ) ( 0,1 ) ( 1 , -1 ) ( 0.1 ) ( 1 , -1 ) ( 0,1 ) Figure 3 : IFG for the partition in Figure2 ( c ) ITERATIONAL RETIMING In this section , we propose a new loop ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx