CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 82.
64. lappuse
... defined as follows . Definition 1 A max of a set of minterms is the bit - wise OR of the binary representations of these minterms . From now on when we use minterm , we will implicitly mean an on - set minterm unless otherwise specified ...
... defined as follows . Definition 1 A max of a set of minterms is the bit - wise OR of the binary representations of these minterms . From now on when we use minterm , we will implicitly mean an on - set minterm unless otherwise specified ...
252. lappuse
... defined in the base class and thus accessible [ 20 ] . In the second implementation part , the bus specific functions are implemented in a further class derivation . Basically , the functions define how to feed data into the bus ...
... defined in the base class and thus accessible [ 20 ] . In the second implementation part , the bus specific functions are implemented in a further class derivation . Basically , the functions define how to feed data into the bus ...
253. lappuse
... defined in the central section of the interface definition . stateMachine , { extraStates = [ burst ContState , finishState ] sequence seq_single_write , value = [ reqTrf , addrTrf , writeDataTrf , eot Trf , unreqTrf , finishState ] ...
... defined in the central section of the interface definition . stateMachine , { extraStates = [ burst ContState , finishState ] sequence seq_single_write , value = [ reqTrf , addrTrf , writeDataTrf , eot Trf , unreqTrf , finishState ] ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx