CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 61.
221. lappuse
... Data path Data path Data path ... f / N- Register f / N- Register Register MUX Figure 1 : w - bit hardware architecture for the LCH counter in the control logic are all set to zero while reg- ister R4 is initialized to k × t ( this is a ...
... Data path Data path Data path ... f / N- Register f / N- Register Register MUX Figure 1 : w - bit hardware architecture for the LCH counter in the control logic are all set to zero while reg- ister R4 is initialized to k × t ( this is a ...
222. lappuse
... path of the LCH data path shown in Figure 1 is de- termined by the multiplier . Overall , the dynamic power consumption of a w - bit LCH data path decreases as : O ( w1 ) if the critical path delays remain unchanged , so using small size ...
... path of the LCH data path shown in Figure 1 is de- termined by the multiplier . Overall , the dynamic power consumption of a w - bit LCH data path decreases as : O ( w1 ) if the critical path delays remain unchanged , so using small size ...
223. lappuse
In the divide - and - concatenate LCH data paths shown in Figure 3 and Figure 4 , the message word m , and key word ... path in Figure 3 accumulates the temporary results for 2k cycles and then performs the modular reduction . The divide ...
In the divide - and - concatenate LCH data paths shown in Figure 3 and Figure 4 , the message word m , and key word ... path in Figure 3 accumulates the temporary results for 2k cycles and then performs the modular reduction . The divide ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx