CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 87.
18. lappuse
... cycles during execution , if the state is located inside a loop . Therefore , the clock cycle set CCS ( SPs ) is defined , denoting the set of clock cycles in which the considered process is in the given state s in relation to the syn ...
... cycles during execution , if the state is located inside a loop . Therefore , the clock cycle set CCS ( SPs ) is defined , denoting the set of clock cycles in which the considered process is in the given state s in relation to the syn ...
321. lappuse
... cycle level information due to the time consuming nature of cycle accurate simulation . In this paper we propose a method to provide Cycle - Close Traces of cycle - level statistics for the complete execution of program in orders of ...
... cycle level information due to the time consuming nature of cycle accurate simulation . In this paper we propose a method to provide Cycle - Close Traces of cycle - level statistics for the complete execution of program in orders of ...
324. lappuse
... cycle latency 64 cycle round trip access in - order issue of up to 1 operation per cycle 1 integer ALU , 1 - FP adder , 1 integer and 1 FP MULT / DIV Table 1 : Baseline Simulation Model . Simulation time ( seconds ) 100k 200k 400k 800k ...
... cycle latency 64 cycle round trip access in - order issue of up to 1 operation per cycle 1 integer ALU , 1 - FP adder , 1 integer and 1 FP MULT / DIV Table 1 : Baseline Simulation Model . Simulation time ( seconds ) 100k 200k 400k 800k ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx