CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 76.
60. lappuse
... contains one ARM microcontroller and four DSPs . All processors have different memories and different address spaces , but the ARM can access all memories . An overview of the architec- ture is shown in Figure 6. The DSPs have three ...
... contains one ARM microcontroller and four DSPs . All processors have different memories and different address spaces , but the ARM can access all memories . An overview of the architec- ture is shown in Figure 6. The DSPs have three ...
103. lappuse
... contains a 16 byte signature . Almost half the size of a .NET executable is used by the #Strings heap . In brief , it contains the symbolic names of all the entities present in the module ( type and class names , methods , fields , etc ...
... contains a 16 byte signature . Almost half the size of a .NET executable is used by the #Strings heap . In brief , it contains the symbolic names of all the entities present in the module ( type and class names , methods , fields , etc ...
257. lappuse
... contains a set of communi- cation elements ( CES ) such as transducers and bridges . The database contains models of bridges and transducers that include attributes like name , type and associated bus proto- cols . Models of the CEs in ...
... contains a set of communi- cation elements ( CES ) such as transducers and bridges . The database contains models of bridges and transducers that include attributes like name , type and associated bus proto- cols . Models of the CEs in ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx