CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 64.
5. lappuse
... complexity of the control logic is non - linear with the issue width . So a 4 - issue implementation is more than two times the complexity of a 2 - issue implementation , and 8 - issue is more than two times more complex than 4 - issue ...
... complexity of the control logic is non - linear with the issue width . So a 4 - issue implementation is more than two times the complexity of a 2 - issue implementation , and 8 - issue is more than two times more complex than 4 - issue ...
54. lappuse
... complexity is O ( n2 ) . And we extend it for an arc with initial delay samples , of which the time complexity is O ( n3 ) . 5.1 Algorithm for an arc with no initial delay sample n Let f ( k ) = ex + Ze , * s ; to indicate the minimum ...
... complexity is O ( n2 ) . And we extend it for an arc with initial delay samples , of which the time complexity is O ( n3 ) . 5.1 Algorithm for an arc with no initial delay sample n Let f ( k ) = ex + Ze , * s ; to indicate the minimum ...
292. lappuse
... complexity of the algorithm directly affects the cost - effectiveness of an H.264 implementation and hence the final ... complexity increases by a factor of 2 when compared to MPEG4 and with a factor of three for the decoder [ 13 ] ...
... complexity of the algorithm directly affects the cost - effectiveness of an H.264 implementation and hence the final ... complexity increases by a factor of 2 when compared to MPEG4 and with a factor of three for the decoder [ 13 ] ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx