CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 68.
10. lappuse
... compilers from optimizing code sequences [ 8 ] . A DSP C compiler could not distinguish the semantics and side effects of the assembly language constructs and this resulted in compiler scheduling hazards . Other solutions , which ...
... compilers from optimizing code sequences [ 8 ] . A DSP C compiler could not distinguish the semantics and side effects of the assembly language constructs and this resulted in compiler scheduling hazards . Other solutions , which ...
304. lappuse
... compilers . In Section 3 we give a brief overview of the original SLP compiler which will be modified in Section 4. The performance of the resultant methodology is evaluated in Section 5 and finally Section 6 summarizes the main ...
... compilers . In Section 3 we give a brief overview of the original SLP compiler which will be modified in Section 4. The performance of the resultant methodology is evaluated in Section 5 and finally Section 6 summarizes the main ...
307. lappuse
... Compiler on original code pl 4 t3 input [ i ] [ j + 3 ] ; 1 t3 input ( 1 ) [ j + 3 ] ; 3.8 12 taps 15 taps ୮ 3.6 t5 = input [ i + 1 ] [ j + 2 ] ; | t5 = input [ i + 1 ] [ j + 2 ] ; P2 t6 input [ i + 1 ] [ j + 3 ] ; | t6 = input [ 1 + 1 ...
... Compiler on original code pl 4 t3 input [ i ] [ j + 3 ] ; 1 t3 input ( 1 ) [ j + 3 ] ; 3.8 12 taps 15 taps ୮ 3.6 t5 = input [ i + 1 ] [ j + 2 ] ; | t5 = input [ i + 1 ] [ j + 2 ] ; P2 t6 input [ i + 1 ] [ j + 3 ] ; | t6 = input [ 1 + 1 ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx