CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 75.
18. lappuse
... clock cycles during execution , if the state is located inside a loop . Therefore , the clock cycle set CCS ( SPs ) is defined , denoting the set of clock cycles in which the considered process is in the given state s in relation to the ...
... clock cycles during execution , if the state is located inside a loop . Therefore , the clock cycle set CCS ( SPs ) is defined , denoting the set of clock cycles in which the considered process is in the given state s in relation to the ...
119. lappuse
... clock frequency . The cost of introducing both of these knobs is very limited . In some recent memory circuits they are partly implemented already . These two configuration knobs are sufficient to make the memo- ries operational , in ...
... clock frequency . The cost of introducing both of these knobs is very limited . In some recent memory circuits they are partly implemented already . These two configuration knobs are sufficient to make the memo- ries operational , in ...
186. lappuse
... Clock and voltage scheduling is an important technique used to reduce the energy consumption of processors that support voltage scaling . Various techniques based on statistics from operating system and power - aware applications are ...
... Clock and voltage scheduling is an important technique used to reduce the energy consumption of processors that support voltage scaling . Various techniques based on statistics from operating system and power - aware applications are ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx