CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 69.
81. lappuse
... circuit . This virtual circuit is exclu- sively dedicated to communication between them . Multiple virtual circuits can share the same physical communication resources ( e.g. links ) . This concept is known as Switched Virtual Circuit ...
... circuit . This virtual circuit is exclu- sively dedicated to communication between them . Multiple virtual circuits can share the same physical communication resources ( e.g. links ) . This concept is known as Switched Virtual Circuit ...
82. lappuse
... circuit A , two to circuit B and one wire to circuit C and D. The main difference in this case is that the switch configuration remains the same for the whole circuit lifetime . The main contribution of this paper is to introduce the ...
... circuit A , two to circuit B and one wire to circuit C and D. The main difference in this case is that the switch configuration remains the same for the whole circuit lifetime . The main contribution of this paper is to introduce the ...
221. lappuse
... circuit . f is the clock frequency , CL is the equivalent load capacitance of the circuit ( for a target technology library , it is proportional to the area of the circuit ) and Vad is the supply voltage of the circuit . a is a function ...
... circuit . f is the clock frequency , CL is the equivalent load capacitance of the circuit ( for a target technology library , it is proportional to the area of the circuit ) and Vad is the supply voltage of the circuit . a is a function ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx