CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 44.
61. lappuse
channel buffer is allocated in the memory domain specified in the ttlChannelCreate call . When a channel is destroyed the memories are freed . 6.2 Connect and Disconnect The channel administration in the CaRaCas chip is based on dual ...
channel buffer is allocated in the memory domain specified in the ttlChannelCreate call . When a channel is destroyed the memories are freed . 6.2 Connect and Disconnect The channel administration in the CaRaCas chip is based on dual ...
71. lappuse
... channel operating frequency . Hence , BW cannot be simply optimized by considering fch and W separately . Pileggi et . al . [ 25 ] discuss maximizing the channel throughput by controlling the number , size , and spacing of wires . Yet ...
... channel operating frequency . Hence , BW cannot be simply optimized by considering fch and W separately . Pileggi et . al . [ 25 ] discuss maximizing the channel throughput by controlling the number , size , and spacing of wires . Yet ...
78. lappuse
... channels of the NI is not determined by ƒ only . As every p in [ s ( ƒ ) ] is fixed to this NI , the aggregated communication burden of all flows incident to those cores is placed on the ingress channel . The egress channel similarly ...
... channels of the NI is not determined by ƒ only . As every p in [ s ( ƒ ) ] is fixed to this NI , the aggregated communication burden of all flows incident to those cores is placed on the ingress channel . The egress channel similarly ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx