CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 82.
88. lappuse
... block remains compressed between the two accesses it oc- cupies less memory in the on - chip memory space , which makes more space available for new blocks . The drawback is that the block needs to be decompressed before the second ...
... block remains compressed between the two accesses it oc- cupies less memory in the on - chip memory space , which makes more space available for new blocks . The drawback is that the block needs to be decompressed before the second ...
89. lappuse
... blocks ( based on the given data block size ) . As an example , let us consider the code fragment shown in Fig- ure 3 ( a ) . This fragment contains two separate loop nests executed one after another . Assuming the data block ...
... blocks ( based on the given data block size ) . As an example , let us consider the code fragment shown in Fig- ure 3 ( a ) . This fragment contains two separate loop nests executed one after another . Assuming the data block ...
97. lappuse
... Block 1023 Block 1023 1024 byte Request : Write block 7 New Block 7 is given with request buffer Request Handling Replace old block 7 with new block 7 Figure 5 : Linear , fixed - size blocks in RAM disk Tbl Compressed Chunk 1 Chunk 2 Chunk ...
... Block 1023 Block 1023 1024 byte Request : Write block 7 New Block 7 is given with request buffer Request Handling Replace old block 7 with new block 7 Figure 5 : Linear , fixed - size blocks in RAM disk Tbl Compressed Chunk 1 Chunk 2 Chunk ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx