CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 62.
186. lappuse
... average energy consumption per application can be determined by the following relation : E average program = Vdd · IN · T ( 2 ) Furthermore , based on [ 18 ] when further assumptions related to Equation ( 1 ) are made , the average ...
... average energy consumption per application can be determined by the following relation : E average program = Vdd · IN · T ( 2 ) Furthermore , based on [ 18 ] when further assumptions related to Equation ( 1 ) are made , the average ...
324. lappuse
... average Figure 2 : Time in seconds comparing our cycle - close scheme with 25 % phase classification threshold for dif- ferent interval sizes . = to a StrongARM microprocessor with a first level cache using SimpleScalar as shown in ...
... average Figure 2 : Time in seconds comparing our cycle - close scheme with 25 % phase classification threshold for dif- ferent interval sizes . = to a StrongARM microprocessor with a first level cache using SimpleScalar as shown in ...
325. lappuse
... Average point - wise deviation 10.25 sampled 10.25 none 0.25 last C0.25 closest match 10.125 sampled 0.125 none 0.125 last 0.125 closest match 6 % 5 % 4 % 3 % 2 % 1 % 0 % 100k 200k 400k 800k 1M 10M Normalized Energy Normalized Energy ...
... Average point - wise deviation 10.25 sampled 10.25 none 0.25 last C0.25 closest match 10.125 sampled 0.125 none 0.125 last 0.125 closest match 6 % 5 % 4 % 3 % 2 % 1 % 0 % 100k 200k 400k 800k 1M 10M Normalized Energy Normalized Energy ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx