CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 84.
189. lappuse
... analysis for Iref = 4 ma and VDD scaled . Isystem Icore linjected 5 5 5 Table 2. Data analysis for the PS - SOC simulation circuitry Current Iref Iavg Min Max Pavg [ mA ] [ us ] [ mA ] [ mA ] [ mA ] 5.084 4.980 5.280 9.151 3.983 2.782 ...
... analysis for Iref = 4 ma and VDD scaled . Isystem Icore linjected 5 5 5 Table 2. Data analysis for the PS - SOC simulation circuitry Current Iref Iavg Min Max Pavg [ mA ] [ us ] [ mA ] [ mA ] [ mA ] 5.084 4.980 5.280 9.151 3.983 2.782 ...
225. lappuse
... analysis of asynchronous systems remains a challenge . Without an effective performance analysis method , one cannot easily take advantage of the properties of asynchronous systems to achieve optimal perfor- mance . There are several ...
... analysis of asynchronous systems remains a challenge . Without an effective performance analysis method , one cannot easily take advantage of the properties of asynchronous systems to achieve optimal perfor- mance . There are several ...
321. lappuse
... analysis to gener- ate targeted cycle - close simulation samples . Detailed simula- tion results for these samples are used to produce fast cycle- close traces during a program's execution , so the user can also watch , pause and debug ...
... analysis to gener- ate targeted cycle - close simulation samples . Detailed simula- tion results for these samples are used to produce fast cycle- close traces during a program's execution , so the user can also watch , pause and debug ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx