CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 69.
30. lappuse
... allocated . When the resource allocation must be increased to meet a latency requirement , the global resource allocation is updated . An increase in the allocation set increases resource slack in already scheduled DFGs , which is ...
... allocated . When the resource allocation must be increased to meet a latency requirement , the global resource allocation is updated . An increase in the allocation set increases resource slack in already scheduled DFGs , which is ...
41. lappuse
available cache configurations providing post - allocation performance statistics on each candidate to guide the selection process towards an optimal solution . 3.1 Allocation Algorithm The aim of the allocation algorithm is to assign ...
available cache configurations providing post - allocation performance statistics on each candidate to guide the selection process towards an optimal solution . 3.1 Allocation Algorithm The aim of the allocation algorithm is to assign ...
42. lappuse
... allocation is stored along with the tag ( s ) used for each line . Thus when the metric for a subsequent allocation is generated it consists of : the proportion of lines that negatively interfere with a previous allocation ( two address ...
... allocation is stored along with the tag ( s ) used for each line . Thus when the metric for a subsequent allocation is generated it consists of : the proportion of lines that negatively interfere with a previous allocation ( two address ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx