CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.3. rezultāts no 6.
137. lappuse
... ( actors ) represent computational tasks , edges specify data dependencies , and the numbers of data values ( tokens ) produced and consumed by each actor is fixed . Delays on SDF edges represent initial tokens , and specify dependencies ...
... ( actors ) represent computational tasks , edges specify data dependencies , and the numbers of data values ( tokens ) produced and consumed by each actor is fixed . Delays on SDF edges represent initial tokens , and specify dependencies ...
138. lappuse
... actors that are assigned to each processor , and iii ) determining precisely when each actor should commence execution . In this work , we focus on the self - timed scheduling strategy and the closely - related ordered transaction ...
... actors that are assigned to each processor , and iii ) determining precisely when each actor should commence execution . In this work , we focus on the self - timed scheduling strategy and the closely - related ordered transaction ...
139. lappuse
... actor represents the processing of the ith mask by PEj , which takes t ( PE ) time units . The DIS actor or the Downsam- pled Image Source represents the downsampling of an im- age stripe whose execution time is t ( DIS ) . The IR actor ...
... actor represents the processing of the ith mask by PEj , which takes t ( PE ) time units . The DIS actor or the Downsam- pled Image Source represents the downsampling of an im- age stripe whose execution time is t ( DIS ) . The IR actor ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx