CODES+ISSSACM Press, 2005 |
No grāmatas satura
1.–3. rezultāts no 5.
68. lappuse
... LISA [ 3 ] , EXPRESSION [ 4 ] , and nML [ 5 ] , require the designer to specify the instruction set , and then map it to an architectural implementation . This mixed top - down and bottom - up approach is different than our bottom - up ...
... LISA [ 3 ] , EXPRESSION [ 4 ] , and nML [ 5 ] , require the designer to specify the instruction set , and then map it to an architectural implementation . This mixed top - down and bottom - up approach is different than our bottom - up ...
251. lappuse
... LISA TLM Adaptor Input Node Stage lator Node OK 32K 1M 2M Core API API Output prog_rom prog_cache Stage Node API ... LISA processor simulator and one LISA TLM adaptor per TLM port . Additionally , the wrapper is equipped with the ...
... LISA TLM Adaptor Input Node Stage lator Node OK 32K 1M 2M Core API API Output prog_rom prog_cache Stage Node API ... LISA processor simulator and one LISA TLM adaptor per TLM port . Additionally , the wrapper is equipped with the ...
252. lappuse
... LISA memory API , the adaptor does not depend on the processor side . A LISA processor core is tailored for a specific bus or memory only by distributing the generic cycle accurate function calls suitably over the pipeline and by ...
... LISA memory API , the adaptor does not depend on the processor side . A LISA processor core is tailored for a specific bus or memory only by distributing the generic cycle accurate function calls suitably over the pipeline and by ...
Saturs
Keynote | 3 |
A Core Flight Software System | 13 |
A CycleAccurate Compilation Algorithm for Custom Pipelined Datapaths | 21 |
Autortiesības | |
31 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithm allocation analysis application approach architecture benchmarks binary biochips buffer byte cache channel chip circuit clock communication compiler components compression Computer configuration constraints copies coprocessor core CRAMES cycle cycle accurate simulation data block decoder digital microfluidic DVFS dynamic Echo instructions EEMBC efficient embedded systems energy consumption execution FPGA function graph hardware hash IEEE implementation input instruction-set interface iteration latency loop mapping marked graph memory accesses methodology microblaze microfluidic minimal minterms minterms module multiplier multiprocessor node on-chip operations optimal output overhead packet parallel parameters partition performance pipeline platform port power consumption Proc processor proposed reconfigurable reduce resource router runtime samples scheduling SECTAG Section SELinux simulation space specific speedup switch synchronization synthesis SystemC Table target task techniques tion transaction universal hash functions vector VLIW voltage WCET Xilinx