Advances in Computers: Architectural AdvancesMarvin Zelkowitz Elsevier, 2011. gada 21. sept. - 342 lappuses The series covers new developments in computer technology. Most chapters present an overview of a current subfield within computers, with many citations, and often include new developments in the field by the authors of the individual chapters. Topics include hardware, software, theoretical underpinnings of computing, and novel applications of computers. This current volume emphasizes architectural advances and includes five chapters on hardware development, games for mobile devices such as cell phones, and open source software development. The book series is a valuable addition to university courses that emphasize the topics under discussion in that particular volume as well as belonging on the bookshelf of industrial practitioners who need to implement many of the technologies that are described.
|
No grāmatas satura
1.–5. rezultāts no 24.
... cache memories) is less than linear with their size. Therefore, in an environment with large amounts of thread-level ... line represents the maximum throughput obtainable using a homogeneous configuration for a given area. We see from ...
... cache. The cache line size is 128 bytes. Each bank of the L2 cache has a ... lines for every core switch. Table I also presents the area occupied by the ... Cache 8 KB, DM 64 KB, 2-way D-Cache 8 KB, DM 64 KB, 2-way Branch Pred. 2K-gshare ...
... line L2 cache. The cores are modeled after Alpha 21164 (EV5). EV5 is a 4-issue in-order processor. The various parameters of the processor are given in Table VIII. The processor was assumed to be implemented in 0.07 micron technology ...
... cache. This is because doubling the output width doubles both the number of sense amps and the data output lines being driven, and these structures account for much of the power in the original cache. Thus, we also investigate the case ...
Esat sasniedzis šīs grāmatas aplūkošanas reižu limitu.
Saturs
Chapter 2 Designing Computational Clusters for Performance and Power | 89 |
Chapter 3 CompilerAssisted Leakage Energy Reduction for Cache Memories | 155 |
Challenges and Opportunities | 191 |
Recent Research Results and Methods | 243 |
Author Index | 297 |
Subject Index | 307 |
Contents of Volumes in this Series | 319 |
Citi izdevumi - Skatīt visu
Advances in Computers: Architectural Advances Marvin Zelkowitz, Ph.D., MS, BS. Priekšskatījums nav pieejams - 2007 |
Bieži izmantoti vārdi un frāzes
Populāri fragmenti
Atsauces uz šo grāmatu
Synthesis Techniques and Optimizations for Reconfigurable Systems Ryan Kastner,Adam Kaplan,Majid Sarrafzadeh Ierobežota priekšskatīšana - 2003 |